

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Control/MISC/PEG/Memory	3-5
CPU-PEG/DMI ,RSVD,Power ,GND	6-9
DDR4 U-DIMM	10-15
PCH-LPC/HDA/RTC/MISC/SPI	16
PCH-DMI/PCIE/USB/SATA	17
PCH-CLK/GPIO	18
PCH-POWER/GND	19.20
PCH Strap	21
Clock Gen-IDT41606 & 9FGP318	22
PCIESLOT/PCIE SWITCH	23-28
M.2/U.2-SLOT/SATA Connector	29-32
SIO-6795D/DUAL BIOS/CUT VBAT	33-38
FAN CONTROLLOR	39-44
ALC1220	45-47
LAN INTEL I219	48
GL850G-50/ASM1142/F5504/Charge/TYPE-C	49-55
Rear/Front USB2.0/USB3 Connector	56.57
NCT5605 GPIO/NCT3933 OV	58
CPU Power-CORE-IR35201& IR3599& IR3555	59-63
CPU Power-VSA/IO/ IR35204/OC	64-66
DDR POWER- PV4201,VPP25,VTT	67-70
PCH/USB POWER	71.72
ACPI-MPS ,ATX F_Panel	73.74
Turbo/XMP LED/LED STRIP/EZ Debug	75.76
DIMM LED/79.SKX/KBX SWITCH	77.78
Manual Parts	79

# MS-7A94

ATX

Ver: 10

## Basinfall Platform

### CPU:

*Skylake X/Kabylake X*

### System Chipset:

*Kaby Lake PCH-X*

### Onboard Chip:

*HD Audio Codec:ALC1220*

*LAN-Intel i219*

*SIO:NTC6795D*

*Dual Flash ROM: SPI 64 MB X2*

### Main Memory:

*DDRIV (UP to 2677MHz) \* 8DIMM (4 Channel)*

### ACPI:

*MPS*

### PWM:

*VR13 -IR35201*

### Expansion Slots:

*PCI Express (X16) Slot \* 2*

*PCI Express (X8) Slot \* 1*

*PCI Express (X4) Slot \* 1*

*PCI Express (X1 ) Slot \* 1*

### Other:

*SATA3.0 \*8*

*USB2.0 \*6 Ports (4R/4F)*

*REAR USB30\*4 + USB3.1\*1 & TYPEC\*1*

*FRONT USB3.0 \*4+TYPEC\*1*




MICRO-STAR INT'L CO.,LTD

MA-7A94..


Size Custom	Document Description <a href="#">Cover Sheet</a>	Rev 1.0
Date: Tuesday, April 25, 2017	Sheet 1 of 85	



MS-7B05 Block Diagram









MEM\_MA\_DATA[63.0] <>> MEM\_MA\_DATA[63..0] [10]

CPU1B		
SKYLAKE-X		
MEM_MA_DATA63 DD52	DDR0_DQ[63]NC	DDR0_DQS_DP17/NC
MEM_MA_DATA62 DE51	DDR0_DQ[62]NC	DDR0_DQS_DP17/NC
MEM_MA_DATA61 DB48	DDR0_DQ[61]NC	DDR0_DQS_DP16/NC
MEM_MA_DATA60 DD48	DDR0_DQ[60]NC	DDR0_DQS_DP16/NC
MEM_MA_DATA59 DA51	DDR0_DQ[59]NC	DDR0_DQS_DP15/NC
MEM_MA_DATA58 DB52	DDR0_DQ[58]NC	DDR0_DQS_DP15/NC
MEM_MA_DATA57 DA49	DDR0_DQ[57]NC	DDR0_DQS_DP14/NC
MEM_MA_DATA56 DE49	DDR0_DQ[56]NC	DDR0_DQS_DP14/NC
MEM_MA_DATA55 CP48	DDR0_DQ[55]NC	DDR0_DQS_DP13/NC
MEM_MA_DATA54 CV48	DDR0_DQ[54]NC	DDR0_DQS_DP13/NC
MEM_MA_DATA53 CB48	DDR0_DQ[53]NC	DDR0_DQS_DP12/NC
MEM_MA_DATA52 CP48	DDR0_DQ[52]NC	DDR0_DQS_DP12/NC
MEM_MA_DATA51 CR49	DDR0_DQ[51]NC	DDR0_DQS_DP11/NC
MEM_MA_DATA50 CU49	DDR0_DQ[50]NC	DDR0_DQS_DP11/NC
MEM_MA_DATA49 CV48	DDR0_DQ[49]NC	DDR0_DQS_DP10/NC
MEM_MA_DATA48 CB45	DDR0_DQ[48]NC	DDR0_DQS_DP10/NC
MEM_MA_DATA47 DD46	DDR0_DQ[47]NC	DDR0_DQS_DP9/NC
MEM_MA_DATA46 DE45	DDR0_DQ[46]NC	DDR0_DQS_DP9/NC
MEM_MA_DATA45 DB42	DDR0_DQ[45]NC	DDR0_DQS_DP8/NC
MEM_MA_DATA44 DA42	DDR0_DQ[44]NC	DDR0_DQS_DP8/NC
MEM_MA_DATA43 DA45	DDR0_DQ[43]NC	DDR0_DQS_DP7/NC
MEM_MA_DATA42 DB46	DDR0_DQ[42]NC	DDR0_DQS_DP7/NC
MEM_MA_DATA41 DE43	DDR0_DQ[41]NC	DDR0_DQS_DP6/NC
MEM_MA_DATA40 DB43	DDR0_DQ[40]NC	DDR0_DQS_DP6/NC
MEM_MA_DATA39 DB43	DDR0_DQ[39]NC	DDR0_DQS_DP5/NC
MEM_MA_DATA38 DE39	DDR0_DQ[38]NC	DDR0_DQS_DP5/NC
MEM_MA_DATA37 DB36	DDR0_DQ[37]NC	DDR0_DQS_DP4/NC
MEM_MA_DATA36 DB36	DDR0_DQ[36]NC	DDR0_DQS_DP4/NC
MEM_MA_DATA35 DB36	DDR0_DQ[35]NC	DDR0_DQS_DP3/NC
MEM_MA_DATA34 DD40	DDR0_DQ[34]NC	DDR0_DQS_DP3/NC
MEM_MA_DATA33 DE37	DDR0_DQ[33]NC	DDR0_DQS_DP2/NC
MEM_MA_DATA32 DA37	DDR0_DQ[32]NC	DDR0_DQS_DP2/NC
MEM_MA_DATA31 DA15	DDR0_DQ[31]NC	DDR0_DQS_DP1/NC
MEM_MA_DATA30 DE15	DDR0_DQ[30]NC	DDR0_DQS_DP1/NC
MEM_MA_DATA29 DB12	DDR0_DQ[29]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA28 DA13	DDR0_DQ[28]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA27 DB18	DDR0_DQ[27]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA26 DE16	DDR0_DQ[26]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA25 DE13	DDR0_DQ[25]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA24 DD12	DDR0_DQ[24]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA23 DE9	DDR0_DQ[23]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA22 DA9	DDR0_DQ[22]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA21 DB6	DDR0_DQ[21]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA20 DB6	DDR0_DQ[20]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA19 DD10	DDR0_DQ[19]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA18 DB10	DDR0_DQ[18]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA17 DE10	DDR0_DQ[17]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA16 DA7	DDR0_DQ[16]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA15 CV2	DDR0_DQ[15]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA14 CT2	DDR0_DQ[14]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA13 CN5	DDR0_DQ[13]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA12 CM4	DDR0_DQ[12]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA11 CW3	DDR0_DQ[11]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA10 CV4	DDR0_DQ[10]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA9 CN3	DDR0_DQ[9]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA8 CR5	DDR0_DQ[8]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA7 CJ3	DDR0_DQ[7]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA6 CG3	DDR0_DQ[6]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA5 CC5	DDR0_DQ[5]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA4 CA5	DDR0_DQ[4]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA3 CJ5	DDR0_DQ[3]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA2 CG5	DDR0_DQ[2]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA1 CC3	DDR0_DQ[1]NC	DDR0_DQS_DP0/NC
MEM_MA_DATA0 CA3	DDR0_DQ[0]NC	DDR0_DQS_DP0/NC
DE19	DDR0_ECC[7]NC	DDR0_ODT[3]NC
DC21	DDR0_ECC[6]NC	DDR0_ODT[2]NC
DB18	DDR0_ECC[5]NC	DDR0_ODT[1]NC
CY18	DDR0_ECC[4]NC	DDR0_ODT[0]NC
FW19	DDR0_ECC[3]NC	DDR0_ODT[0]NC
MEM_MA_CLK_H3	DDR0_CLK_DP3/NC	DDR0_CS_N[7]NC
MEM_MA_CLK_L3	DDR0_CLK_DP3/NC	DDR0_CS_N[6]NC
MEM_MA_CLK_H2	DDR0_CLK_DP2/NC	DDR0_CS_N[5]NC
MEM_MA_CLK_L2	DDR0_CLK_DP2/NC	DDR0_CS_N[4]NC
MEM_MA_CLK_H1	DDR0_CLK_DP1/NC	DDR0_CS_N[3]NC
MEM_MA_CLK_L1	DDR0_CLK_DP1/NC	DDR0_CS_N[2]NC
MEM_MA_CLK_H0	DDR0_CLK_DP0/NC	DDR0_CS_N[1]NC
MEM_MA_CLK_L0	DDR0_CLK_DP0/NC	DDR0_CS_N[0]NC
MEM_MA_BG_1	DDR0_BG[1]NC	DDR0_CID[2]NC
MEM_MA_BG_0	DDR0_BG[0]NC	DDR0_ACT_N/NC
MEM_MA_BA_1	DDR0_BA[1]NC	DDR0_ALERT_N/NC
MEM_MA_BA_0	DDR0_BA[0]NC	DDR0_PAR/NC
		DDR0_CAVREF/NC

ZIF-SOCKET2066-HF

MEM\_MB\_DATA[63.0] <>> MEM\_MB\_DATA[63..0] [11]

CPU1C		
SKYLAKE-X		
MEM_MB_DATA63 CE49	DDR1_DQ[63]NC	DDR1_DQS_DP17/NC
MEM_MB_DATA62 CL49	DDR1_DQ[62]NC	DDR1_DQS_DP17/NC
MEM_MB_DATA61 CM50	DDR1_DQ[61]NC	DDR1_DQS_DP16/NC
MEM_MB_DATA59 CF48	DDR1_DQ[60]NC	DDR1_DQS_DP16/NC
MEM_MB_DATA58 CH48	DDR1_DQ[59]NC	DDR1_DQS_DP15/NC
MEM_MB_DATA57 CM51	DDR1_DQ[58]NC	DDR1_DQS_DP15/NC
MEM_MB_DATA56 CL51	DDR1_DQ[57]NC	DDR1_DQS_DP14/NC
MEM_MB_DATA55 CK46	DDR1_DQ[56]NC	DDR1_DQS_DP14/NC
MEM_MB_DATA54 CL45	DDR1_DQ[55]NC	DDR1_DQS_DP13/NC
MEM_MB_DATA53 CM43	DDR1_DQ[54]NC	DDR1_DQS_DP13/NC
MEM_MB_DATA52 CH42	DDR1_DQ[53]NC	DDR1_DQS_DP12/NC
MEM_MB_DATA51 CG45	DDR1_DQ[52]NC	DDR1_DQS_DP12/NC
MEM_MB_DATA50 CH46	DDR1_DQ[51]NC	DDR1_DQS_DP11/NC
MEM_MB_DATA49 CL43	DDR1_DQ[50]NC	DDR1_DQS_DP11/NC
MEM_MB_DATA48 CK42	DDR1_DQ[49]NC	DDR1_DQS_DP10/NC
MEM_MB_DATA47 CU43	DDR1_DQ[48]NC	DDR1_DQS_DP10/NC
MEM_MB_DATA46 CV42	DDR1_DQ[47]NC	DDR1_DQS_DP9/NC
MEM_MB_DATA45 CP40	DDR1_DQ[46]NC	DDR1_DQS_DP9/NC
MEM_MB_DATA44 CM39	DDR1_DQ[45]NC	DDR1_DQS_DP8/NC
MEM_MB_DATA43 CR43	DDR1_DQ[44]NC	DDR1_DQS_DP8/NC
MEM_MB_DATA42 CP42	DDR1_DQ[43]NC	DDR1_DQS_DP7/NC
MEM_MB_DATA41 CV40	DDR1_DQ[42]NC	DDR1_DQS_DP7/NC
MEM_MB_DATA40 CM39	DDR1_DQ[41]NC	DDR1_DQS_DP6/NC
MEM_MB_DATA39 CR40	DDR1_DQ[40]NC	DDR1_DQS_DP6/NC
MEM_MB_DATA38 CL37	DDR1_DQ[39]NC	DDR1_DQS_DP5/NC
MEM_MB_DATA37 CG37	DDR1_DQ[38]NC	DDR1_DQS_DP5/NC
MEM_MB_DATA36 CH36	DDR1_DQ[37]NC	DDR1_DQS_DP4/NC
MEM_MB_DATA35 CM39	DDR1_DQ[36]NC	DDR1_DQS_DP4/NC
MEM_MB_DATA34 CG39	DDR1_DQ[35]NC	DDR1_DQS_DP3/NC
MEM_MB_DATA33 CL37	DDR1_DQ[34]NC	DDR1_DQS_DP3/NC
MEM_MB_DATA32 CK36	DDR1_DQ[33]NC	DDR1_DQS_DP2/NC
MEM_MB_DATA31 CM37	DDR1_DQ[32]NC	DDR1_DQS_DP2/NC
MEM_MB_DATA30 CE15	DDR1_DQ[31]NC	DDR1_DQS_DP1/NC
MEM_MB_DATA29 CA13	DDR1_DQ[30]NC	DDR1_DQS_DP1/NC
MEM_MB_DATA28 CB12	DDR1_DQ[29]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA27 CB16	DDR1_DQ[28]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA26 CA15	DDR1_DQ[27]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA25 CE13	DDR1_DQ[26]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA24 CO12	DDR1_DQ[25]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA23 CT14	DDR1_DQ[24]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA22 CR13	DDR1_DQ[23]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA21 CK14	DDR1_DQ[22]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA20 CJ13	DDR1_DQ[21]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA19 CR15	DDR1_DQ[20]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA18 CN15	DDR1_DQ[19]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA17 CM12	DDR1_DQ[18]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA16 CK12	DDR1_DQ[17]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA15 CP10	DDR1_DQ[16]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA14 CR9	DDR1_DQ[15]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA13 CL7	DDR1_DQ[14]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA12 CJ7	DDR1_DQ[13]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA11 CM10	DDR1_DQ[12]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA10 CL9	DDR1_DQ[11]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA9 CU7	DDR1_DQ[10]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA8 CR7	DDR1_DQ[9]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA7 CG9	DDR1_DQ[8]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA6 CF8	DDR1_DQ[7]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA5 BY8	DDR1_DQ[6]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA4 CA9	DDR1_DQ[5]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA3 CF10	DDR1_DQ[4]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA2 CO10	DDR1_DQ[3]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA1 CC7	DDR1_DQ[2]NC	DDR1_DQS_DP0/NC
MEM_MB_DATA0 CA7	DDR1_DQ[1]NC	DDR1_DQS_DP0/NC
CP20	DDR1_ECC[7]NC	DDR1_ODT[3]NC
CR19	DDR1_ECC[6]NC	DDR1_ODT[2]NC
CL17	DDR1_ECC[5]NC	DDR1_ODT[1]NC
CL17	DDR1_ECC[4]NC	DDR1_ODT[0]NC
CM20	DDR1_ECC[3]NC	DDR1_ODT[0]NC
CL19	DDR1_ECC[2]NC	DDR1_ODT[0]NC
CU17	DDR1_ECC[1]NC	DDR1_ODT[0]NC
CR17	DDR1_ECC[0]NC	DDR1_ODT[0]NC
MEM_MB_CLK_H3	DDR1_CLK_DP3/NC	DDR1_CS_N[7]NC
MEM_MB_CLK_L3	DDR1_CLK_DP3/NC	DDR1_CS_N[6]NC
MEM_MB_CLK_H2	DDR1_CLK_DP2/NC	DDR1_CS_N[5]NC
MEM_MB_CLK_L2	DDR1_CLK_DP2/NC	DDR1_CS_N[4]NC
MEM_MB_CLK_H1	DDR1_CLK_DP1/NC	DDR1_CS_N[3]NC
MEM_MB_CLK_L1	DDR1_CLK_DP1/NC	DDR1_CS_N[2]NC
MEM_MB_CLK_H0	DDR1_CLK_DP0/NC	DDR1_CS_N[1]NC
MEM_MB_CLK_L0	DDR1_CLK_DP0/NC	DDR1_CS_N[0]NC
MEM_MB_BG_1	DDR1_BG[1]NC	DDR1_CID[2]NC
MEM_MB_BG_0	DDR1_BG[0]NC	DDR1_ACT_N/NC
MEM_MB_BA_1	DDR1_BA[1]NC	DDR1_ALERT_N/NC
MEM_MB_BA_0	DDR1_BA[0]NC	DDR1_PAR/NC
		DDR1_CAVREF/NC

ZIF-SOCKET2066-HF



MICRO-STAR INT'L CO.,LTD


MA-7A94..

Size	Document Description	Rev
Custom	CPU-Memory-1	1.0
Date: Saturday, April 22, 2017	Sheet 4 of 85	






















### POWER FAULT LED




### VCCST\_PWRGD




### PCH\_PWROK



### SKL-X/KBL-X CPU DEUBG



Vinafix.com




### PCIE Strap


CFG6	CFG5	PCIE
0	0	1x8,2x4
0	1	RSVD
1	0	2x8
1	1	1x16

### CFG Strap

CFG Table			
HIGH	LOW	DESCRIPTION	
0	No Lock	Lock	PCU PLL Lock
1			RSVD
2	NORM	REVERSE	PEG LANE REVERSAL
3			RSVD
4	DISABLE	ENABLE	eDP
5	DISABLE	ENABLE	PEG0CFGSEL[0]
6	DISABLE	ENABLE	PEG0CFGSEL[1]
7	RESET#	BTOS REQ	PEG DEFER TRAINING
8			RSVD
9	PRESENT	NO PRESENT	SVID PRESENT
10			RSVD
11			RSVD
12			RSVD
13			RSVD
14	RSVD		RSVD
15	RSVD		RSVD



### CPU KBLX STRAP SIGNALS





MICRO-STAR INT'L CO.,LTD

MA-7A94..


Size	Document Description	Rev
Custom	CPU-RSVD	1.0
Date: Saturday, April 22, 2017		Sheet 7 of 85





<b>MA-7A94..</b>			
Size Custom	Document Description <b>CPU-Power</b>		Rev 1.0
Date: Saturday, April 22, 2017		Sheet 8 of 85	










# DDR IV DIMM1/2

2017.02.13 Ryan mail  
DQS~17P PU to VCC\_DDR






## DDR IV DIMM3/4





# DDR IV DIMM5/6



Size

Custom

Document Description

DDR IV DIMM5/6


Date: Saturday, April 22, 2017

Sheet 12 of 85

Rev 1.0










## DDR IV POWER




**MICRO-STAR INT'L CO.,LTD**

MA-7A94..


Size Custom	Document Description <b>DDR IV POWER</b>	Rev 1.0
Date: Saturday, April 22, 2017		Sheet 14 of 85




# DDR IV GND



Vinafix.com



		<b>MICRO-STAR INT'L CO.,LTD</b>	
		<b>MA-7A94..</b>	
Size Custom	Document Description <b>DDR IV GND</b>		Rev 1.0
Date: Saturday, April 22, 2017		Sheet 15	of 85











# PCH\_CLK

# Used ESPI(GPPA) GPIO Group A will be come 1.8V leve)

# GPIO

# teknisi indonesia

# BOM ID

# MICRO-STAR INT'L CO.,LTD

# MA-7A94..


# Document Description

# M.2-SLOT1

Rev 1.0

Date: Saturday, April 22, 2017

Sheet 18 of 85



GPI GPP D21  
HIGH : A0,A1 Version FOR ASM2142  
LOW : Future Version FOR ASM2142

R220  
CLK GEN  
R227  
unstuff  
Hotkey Stuff  
0716

W/ SMI/NMI Funtion  
GPP B[23,20,14]  
GPP C[23,22]  
GPP D[4,0]  
GPP E[8:0]

VCC3  
R593 47K/4  
R607 47K/4  
PCH PERST\_N  
CPU\_PERST\_N  
R608 47K/4  
GPP D23  
R1218 47K/4  
GPP D22  
R1188 10K/4  
TEST\_SETUP\_MENU

2017.02.21 For GL850G  
VCC3O R1222 X 10K/4  
TP21 GPP\_E3  
GPP\_E7  
[7] CFG9\_EN

[22] IDT\_DFS+ << IDT\_DFS+  
[22] IDT\_DFS- << IDT\_DFS-  
TP68 O PCH\_RATIO+  
TP24 O PCH\_RATIO-  
GPP\_D21  
GPP\_D22 R1218 X 10K/4  
[35] GPP\_D22

[40] CPUFAN1\_MODE << CPUFAN1\_MODE  
[39] CPUFAN2\_MODE << CPUFAN2\_MODE  
[41] SYSFAN1\_MODE << SYSFAN1\_MODE  
[42] SYSFAN2\_MODE << SYSFAN2\_MODE  
[43] SYSFAN3\_MODE << SYSFAN3\_MODE  
[44] SYSFAN4\_MODE << SYSFAN4\_MODE  
[50] USB3\_SMI2 << USB3\_SMI2  
[51] USB3\_SMI1 << USB3\_SMI1






[30] BIOS\_SEL\_PCIESATA1 << BIOS\_SEL\_PCIESATA1  
2017.02.22 Rex mail change

[21] NO\_REBOOT << NO\_REBOOT  
[21] BOOT\_BIOS\_SEL << BOOT\_BIOS\_SEL


[29] U2\_PE2\_SEL << U2\_PE2\_SEL  
[21] NO\_REBOOT << NO\_REBOOT  
[21] BOOT\_BIOS\_SEL << BOOT\_BIOS\_SEL

[30] GPP\_A18 << GPP\_A18  
[32] GPP\_A20 << GPP\_A20

2017.03.24 Ryan mail  
BCLK0\_DP R R495 0R/4  
BCLK0\_DN R R497 0R/4  
CLKOUT\_CPUUBCLK\_P  
CLKOUT\_CPUUBCLK\_N  
CLKOUT\_CPUINSSC\_P  
CLKOUT\_CPUINSSC\_N  
CLKOUT\_CPUPCIBCLK\_P  
CLKOUT\_CPUPCIBCLK\_N  
CLKOUT\_ITPXD\_P  
CLKOUT\_ITPXD\_N







**MICRO-STAR INT'L CO.,LTD**

**MA-7A94..**

Size
Custom

Document Description  
**M.2-SLOT1**

Rev	
1.0	

Date: Saturday, April 22, 2017

Sheet 19 of 85








<div><div>TOP SWAP OVERRIDE STRAP</div><div><div><div><div><div>+3.3S</div><div>VCC3</div></div><div><div>R1279</div><div>X 1K/4</div></div><div><div>R1280</div><div>X 20K1%/4</div></div><div><div>SPKR [16,75]</div></div></div></div><div><div>HIGH: TOP_SWAP ENABLED</div><div>LOW : TOP_SWAP DISABLED</div><div>PCH HAS INTERNAL WEAK PD</div></div></div></div> <td><div><div>No Reboot OPTION</div><div><div><div><div>+3.3S</div><div>VCC3</div></div><div><div>R668</div><div>X 4.7K/4</div></div><div><div>R654</div><div>X 20K1%/4</div></div><div><div>NO_REBOOT [18]</div></div></div></div><div><div>0 : NO-REBOOT (Default)</div><div>1 : REBOOT</div><div>PCH HAS INTERNAL WEAK PD</div></div></div><td><div><div>AMT and SBA with confidentiality</div><div><div><div><div>3VDSW_3VSB</div><div>+3.3A</div></div><div><div>R1259</div><div>1K/4</div></div><div><div>R1245</div><div>X 20K/4</div></div><div><div>ME_TL5_ON [16]</div></div></div></div><div><div>0 : DISABLE</div><div>1 : ENABLE (Default)</div></div></div><td><div><div>DCI ENABLE</div><div><div><div><div>3VDSW_3VSB</div><div>R1271</div><div>4.7K/4</div></div><div><div>R1265</div><div>X 20K1%/4</div></div><div><div>PCH_SML1ALERT# [16]</div></div></div></div><div><div>0 : DCI DISABLE</div><div>1 : DCI ENABLE (Default)</div><div>PCH HAS INTERNAL WEAK PD</div></div><div><div>CRB</div><div><div><div><div>3VDSW_3VSB</div><div>R1286</div><div>X 0R/4</div></div><div><div>R1285</div><div>0R/4</div></div><div><div>3VDSW</div></div></div><div><div>3VSB</div></div></div></div></div></td></td></td>	<div><div>No Reboot OPTION</div><div><div><div><div>+3.3S</div><div>VCC3</div></div><div><div>R668</div><div>X 4.7K/4</div></div><div><div>R654</div><div>X 20K1%/4</div></div><div><div>NO_REBOOT [18]</div></div></div></div><div><div>0 : NO-REBOOT (Default)</div><div>1 : REBOOT</div><div>PCH HAS INTERNAL WEAK PD</div></div></div> <td><div><div>AMT and SBA with confidentiality</div><div><div><div><div>3VDSW_3VSB</div><div>+3.3A</div></div><div><div>R1259</div><div>1K/4</div></div><div><div>R1245</div><div>X 20K/4</div></div><div><div>ME_TL5_ON [16]</div></div></div></div><div><div>0 : DISABLE</div><div>1 : ENABLE (Default)</div></div></div><td><div><div>DCI ENABLE</div><div><div><div><div>3VDSW_3VSB</div><div>R1271</div><div>4.7K/4</div></div><div><div>R1265</div><div>X 20K1%/4</div></div><div><div>PCH_SML1ALERT# [16]</div></div></div></div><div><div>0 : DCI DISABLE</div><div>1 : DCI ENABLE (Default)</div><div>PCH HAS INTERNAL WEAK PD</div></div><div><div>CRB</div><div><div><div><div>3VDSW_3VSB</div><div>R1286</div><div>X 0R/4</div></div><div><div>R1285</div><div>0R/4</div></div><div><div>3VDSW</div></div></div><div><div>3VSB</div></div></div></div></div></td></td>	<div><div>AMT and SBA with confidentiality</div><div><div><div><div>3VDSW_3VSB</div><div>+3.3A</div></div><div><div>R1259</div><div>1K/4</div></div><div><div>R1245</div><div>X 20K/4</div></div><div><div>ME_TL5_ON [16]</div></div></div></div><div><div>0 : DISABLE</div><div>1 : ENABLE (Default)</div></div></div> <td><div><div>DCI ENABLE</div><div><div><div><div>3VDSW_3VSB</div><div>R1271</div><div>4.7K/4</div></div><div><div>R1265</div><div>X 20K1%/4</div></div><div><div>PCH_SML1ALERT# [16]</div></div></div></div><div><div>0 : DCI DISABLE</div><div>1 : DCI ENABLE (Default)</div><div>PCH HAS INTERNAL WEAK PD</div></div><div><div>CRB</div><div><div><div><div>3VDSW_3VSB</div><div>R1286</div><div>X 0R/4</div></div><div><div>R1285</div><div>0R/4</div></div><div><div>3VDSW</div></div></div><div><div>3VSB</div></div></div></div></div></td>	<div><div>DCI ENABLE</div><div><div><div><div>3VDSW_3VSB</div><div>R1271</div><div>4.7K/4</div></div><div><div>R1265</div><div>X 20K1%/4</div></div><div><div>PCH_SML1ALERT# [16]</div></div></div></div><div><div>0 : DCI DISABLE</div><div>1 : DCI ENABLE (Default)</div><div>PCH HAS INTERNAL WEAK PD</div></div><div><div>CRB</div><div><div><div><div>3VDSW_3VSB</div><div>R1286</div><div>X 0R/4</div></div><div><div>R1285</div><div>0R/4</div></div><div><div>3VDSW</div></div></div><div><div>3VSB</div></div></div></div></div>
<div><div>Booot-HALT SEL STRAP</div><div><div><div><div>3VSB</div><div>R677</div><div>20K1%/4</div></div><div><div>R696</div><div>X 4.7K/4</div></div><div><div>PCH_SPI_MOSI [16,36]</div></div></div></div><div><div>PCH HAS INTERNAL WEAK PU</div></div></div>	<div><div>Boot BIOS</div><div><div><div><div>3VDSW_3VSB</div><div>R1263</div><div>X 4.7K/4</div></div><div><div>R1243</div><div>20K/4</div></div><div><div>BOOT_BIOS_SEL [18]</div></div></div></div><div><div>0 : SPI</div><div>1 : LPC</div></div></div>	<div><div>LPC eSPI Mode</div><div><div><div><div>3VDSW_3VSB</div><div>R701</div><div>X 4.7K/4</div></div><div><div>R702</div><div>20K/4</div></div><div><div>LPC_ESPI_SEL [16]</div></div></div></div><div><div>0 : LPC</div><div>1 : eSPI</div></div></div>	<div><div>DISPLAY PORT</div><div><div><div><div>3VDSW_3VSB</div><div>R1224</div><div>X 4.7K/4</div></div><div><div>R1223</div><div>10K/4</div></div><div><div>DDPB_CTRLDATA [17]</div></div></div><div><div>3VDSW_3VSB</div><div>R1231</div><div>X 4.7K/4</div><div>DDPC_CTRLDATA [17]</div></div><div><div>3VDSW_3VSB</div><div>R1232</div><div>10K/4</div><div>DDPD_CTRLDATA [17]</div></div><div><div>3VDSW_3VSB</div><div>R1236</div><div>X 4.7K/4</div><div>DDPD_CTRLDATA [17]</div></div><div><div>R1239</div><div>10K/4</div></div><div><div>0 : DISPLAY NOT DETECTED (Default)</div><div>1 : DISPLAY DETECTED</div></div></div></div>
<div><div>JTAG ODT SEL</div><div><div><div><div>3VSB</div><div>R721</div><div>X 20K1%/4</div></div><div><div>R720</div><div>X 4.7K/4</div></div><div><div>PCH_SPI_MISO [16,36]</div></div></div></div><div><div>HIGH: JTAG ODT ENABLED</div><div>LOW : JTAG ODT DISABLED</div><div>PCH HAS INTERNAL WEAK PU</div></div></div>	<div><div>ESPI FLASH SHARING MODE</div><div><div><div><div>3VDSW_3VSB</div><div>+3.3A</div></div><div><div>R723</div><div>X 4.7K/4</div></div><div><div>R699</div><div>X 20K/4</div></div><div><div>GPP_H12 [16]</div></div></div></div><div><div>0 : MASTER ATTACHED FLASH SHARING</div><div>1 : SLAVE ATTACHED FLASH SHARING</div><div>PCH HAS INTERNAL WEAK PD</div></div></div>	<div><div>CONSENT</div><div><div><div><div>spi standbypower</div><div>3VSB</div></div><div><div>R695</div><div>X 20K1%/4</div></div><div><div>R676</div><div>X 4.7K/4</div></div><div><div>PCH_SPI_I02 [16,36]</div></div></div></div><div><div>0 : CONSENT STRAP ENABLE</div><div>1 : CONSENT STRAP ENABLE</div><div>PCH HAS INTERNAL WEAK PU</div></div></div>	<div><div>DFX TEST MODE</div><div><div><div><div>R1221</div><div>X 1K/4</div></div><div><div>DBG_PGDMON [18]</div></div></div></div><div><div>UNSRUFF: NORMAL</div><div>STUFF: TEST MODE</div></div></div>
<div><div>PERSONALITY</div><div><div><div><div>3VSB</div><div>R719</div><div>X 20K1%/4</div></div><div><div>R734</div><div>X 4.7K/4</div></div><div><div>PCH_SPI_I03 [16,36]</div></div></div></div><div><div>HIGH: PERSONALITY ENABLED</div><div>LOW : PERSONALITY DISABLED</div><div>PCH HAS INTERNAL WEAK PU</div></div></div>	<div><div>HDA_SDO</div><div><div><div><div>ATX_5VSB</div><div>R689</div><div>47K/4</div></div><div><div>+12V</div><div>R714</div><div>47K/4</div></div><div><div>Q77</div><div>NN-2N7002D</div></div><div><div>R690</div><div>1K/4</div></div><div><div>3VSB</div><div>R715</div><div>X 1K/4</div></div><div><div>VCC3</div></div><div><div>G2</div><div>D2</div><div>G1</div><div>S2</div><div>AZ_SDOUT_R [17]</div></div><div><div>[33] ME_DIS#</div></div></div></div><div><div>0 : SECURITY MEASURES OVERRIDEN</div><div>1 : SECURITY PER FLASH DESCRIPTOR</div></div></div>	<div><div>RING OSCILLATOR BYPASS (DFX)</div><div><div><div><div>R566</div><div>X 1K/4</div><div>OC0#</div></div><div><div>OC0# [17,53]</div></div></div></div><div><div>0 : Ring Oscillator bypass</div><div>1 : Normal Mode</div></div></div>	<div><div>XTAL INPUT FREQUENCY [HVM MODE]</div><div><div><div><div>R565</div><div>X 20K/4</div><div>OC1#</div></div><div><div>OC1# [17,58]</div></div></div><div><div>R1210</div><div>X 20K/4</div><div>OC2#</div></div><div><div>OC2# [17,58]</div></div><div><div>R579</div><div>X 20K/4</div><div>OC3#</div></div><div><div>OC3# [17,56]</div></div></div></div> <div><div><div><div><div>MSI</div></div><div><div>MICRO-STAR INT'L CO.,LTD</div><div>MA-7A94..</div><div><div>Size Custom</div><div>Document Description PCH-Strap</div><div>Rev 1.0</div></div></div><div><div>Date: Saturday, April 22, 2017</div><div>Sheet 21 of 85</div></div></div></div></div>




## BCLK OC



Vinafix.com



<i>SRC0_SEL</i>	<i>Description</i>	<i>CPU</i>	<i>H_PROC_ID1</i>
<i>0</i>	<i>Source from CPUPLL</i>	<i>SKX</i>	<i>1</i>
<i>1</i>	<i>Source from PCIEPLL</i>	<i>KBX</i>	<i>0</i>

<i>CPU2_SRC_SEL</i>	<i>Description</i>	<i>CPU</i>	<i>H_PROC_ID1</i>
<i>0</i>	<i>Source from CPUPLL</i>	<i>SKX</i>	<i>1</i>
<i>1</i>	<i>Source from PCIEPLL</i>	<i>KBX</i>	<i>0</i>







PCIE1 (X16) & PCIE2 (X1) Slots




SMBUS ESD



PCIE SLOT LED



GPIO	GPP_C8	GPP_C9
LED	GPP_C8	GPP_C9
亮	GPO PO HIGH	GPO PO HIGH
滅	GPI (default LOW)	GPI (default LOW)



**MICRO-STAR INT'L CO.,LTD**

**MA-7A94..**



Size Custom Document Description **PCIE1(X16)** Rev 1.0

Date: Saturday, April 22, 2017 Sheet 23 of 85














**SEL:**  
**0 : 28/16**  
**1 : 44**

44Lanes

28Lanes

16Lanes



	SKL-X 44L		SKL-X 28L		KBL-X			
PE1	X16:P2[15:0]		X16:P2[15:0]		X8:P2[15:8]		X8:P2[15:8]	
PE3	X16:P1[0:15]		X8:P1[0:7]		X4:P1[0:3]		X8:P2[0:3]+P3[15:12]	
PE5	X8:P3[7:0]		X4:P3[15:12]		X4:P3[15:12]		X0:	
PE4	PCH_PE3		PCH_PE3		PCH_PE3		PCH_PE3	
M2_1	PCH_PE9~12		PCH_PE9~12		PCH_PE9~12		PCH_PE9~12	
M2_2	PCH_PE17~20		PCH_PE17~20		PCH_PE17~20		PCH_PE17~20	
PE2	PCH_PE21~24	_____	PCH_PE21~24	_____	PCH	_____	PCH	_____
U.2	_____	PCH_PE21~24	_____	PCH_PE21~24	_____	PCH	_____	PCH





**MICRO-STAR INT'L CO.,LTD**

MA-7A94..

Size Custom	Document Description <b>PCIE-SWITCH</b>	Rev 1.0
Date: Saturday, April 22, 2017		Sheet 26 of 85




```
SEL:
0:from U139
1:from PART A
```



<i>H_PROC_ID1</i>	<i>PORT_AC_SEL#</i>
<i>1</i>	<i>1</i>
<i>0</i>	<i>0</i>

	SKL-X 44L		SKL-X 28L		KBL-X			
PE1	X16:P2[15:0]		X16:P2[15:0]		X8:P2[15:8]		X8:P2[15:8]	
PE3	X16:P1[0:15]		X8:P1[0:7]		X4:P1[0:3]		X8:P2[0:3]+P3[15:12]	
PE5	X8:P3[7:0]		X4:P3[15:12]		X4:P3[15:12]		X0:	
PE4	PCH_PE3		PCH_PE3		PCH_PE3		PCH_PE3	
M2_1	PCH_PE9~12		PCH_PE9~12		PCH_PE9~12		PCH_PE9~12	
M2_2	PCH_PE17~20		PCH_PE17~20		PCH_PE17~20		PCH_PE17~20	
PE2	PCH_PE21~24	_____	PCH_PE21~24	_____	PCH	_____	PCH	_____
U.2	_____	PCH_PE21~24	_____	PCH_PE21~24	_____	PCH	_____	PCH






**MICRO-STAR INT'L CO.,LTD**

**MA-7A94..**


Size Custom	Document Description <b>PCIE-SWITCH</b>	Rev 1.0
Date: Saturday, April 22, 2017		Sheet 27 of 85









PE5_X8_EN#	PE3_5_SEL
1	0
0	1

	SKL-X 44L	SKL-X 28L	KBL-X	
PE1	X16:P2[15:0]	X16:P2[15:0]	X8:P2[15:8]	X8:P2[15:8]
PE3	X16:P1[0:15]	X8:P1[0:7]	X4:P1[0:3]	X8:P2[0:3]+P3[15:12]
PE5	X8:P3[7:0]	X4:P3[15:12]	X4:P3[15:12]	X0:
PE4	PCH_PE3	PCH_PE3	PCH_PE3	PCH_PE3
M2_1	PCH_PE9~12	PCH_PE9~12	PCH_PE9~12	PCH_PE9~12
M2_2	PCH_PE17~20	PCH_PE17~20	PCH_PE17~20	PCH_PE17~20
PE2	PCH_PE21~24	PCH_PE21~24	PCH	PCH
U.2	PCH_PE21~24	PCH_PE21~24	PCH	PCH







BIOS_Dis_SW10	
1	U2
default 0	PE2

X4_ENABLE#	U2 PE2_SEL
1	0
0	1

PE2 x4 in



MICRO-STAR INT'L CO.,LTD


MA-7A94..

Size	Document Description	Rev
Custom	U2/PCH-SWITCH	1.0
Date: Saturday, April 22, 2017		



Sheet 29 of 85




SATA 要反接




PCH side  
0: PCIE  
1: SATA  
M.2 side  
0: SATA  
NC: PCIE




SCREW1  
SCREW














### SATA 6G PORT 0.1




### SATA 6G PORT 2.3




### SATA 6G PORT 4.5



### SATA 6G PORT 6.7









## DEBUG LED







**MA-7A94..**

Size Custom	Document Description <b>SIO-NCT6793D-2</b>	Rev 1.0
Date: Saturday, April 22, 2017		Sheet 34 of 85





Reset control for ASM2142 only.



## HW Monitor - Voltage

SIO HM Voltage voer 2V will not detect



**MICRO-STAR INT'L CO.,LTD**

**MA-7A94..**

	Size
--	------

Document Description
----------------------

**SIO-NCT6793D-3**

10

Date: Saturday, April 22, 2017


Sheet 35 of 85




# Part Number: N31-2061341-H06

[16] PCH\_SPI\_CS0# << PCH\_SPI\_CS0#  
 [16.21] PCH\_SPI\_MOSI << PCH\_SPI\_MOSI  
 [16.21] PCH\_SPI\_MISO << PCH\_SPI\_MISO  
 [16] PCH\_SPI\_CLK << PCH\_SPI\_CLK  
 [16.21] PCH\_SPI\_IO2 << PCH\_SPI\_IO2  
 [16.21] PCH\_SPI\_IO3 << PCH\_SPI\_IO3


SPI CS# < 25pF  
 D0G-0402510-S10



HW MODE




Vinafix.com





## SPI FLASH ROM

MXIC:M31-2512832-M24  
 WinB:M31-2512853-W03



\*SPI\_CLK & SPI\_MOSI must be length matched to within 500mils. < 6 inch  
 \*SPI\_CLK & SPI\_CS0# must be length matched to within 500mils.




MICRO-STAR INT'L CO.,LTD

MA-7A94..

Size	Document Description	Rev
Custom	Dual BIOS	1.0
Date: Saturday, April 22, 2017	Sheet 36 of 85	



# Skylake/Kabylake Path Circuit For Dual Bios









RTCRST# R462 X\_0R/4 RTCRST#\_D

CUT VBAT


Clear CMOS button




20160629




Add DCRTC discharge circuit




VBAT



Vinafix.com





have timing issue keep 0805 size don't removed





# TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE



Resever For FIX DC or PWM MODE USE By PM SPEC

## GPIO Control

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI(Floating)

Default

Internall pull up 1.65v

CPUFAN\_PWR  
>40mil

C22,C23,C263 close to FAN Connector




MICRO-STAR INT'L CO.,LTD

MA-7A94..

Size Custom	Document Description CPU FAN2	Rev 1.0
Date: Saturday, April 22, 2017	Sheet 39 of 85	



TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE





**TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE**

**From SIO**  
[33] SIO\_SYS1\_FAN

**FIX MODE unstuff**  
[18] SYSFAN1\_MODE

**GPIO Control**

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
Default AUTO MODE	GPI (Floating)

Internall pull up 1.65V

**Avoid NCT3947S MODE PIN Leakage**

VCC3

R977 X\_10K/4

SYSFAN1\_FIX\_MODE

R979 X\_10K/4

C797 1u6.3X4

**Resever For FIX DC or PWM MODE USE By FM SPEC**

**12VIN\_FAN >40mil**

S\_FAN1\_PWM R27 100R/4

C19 X 0.1u16X4

C794 0.1u16X4

D30 1N4148W

R972 4.7K/4

R973 27K/4

C796 X\_0.1u16X4

R974 10K/4

**TO SIO**  
SYS1\_FANTAC [33]

**CPUFAN\_PWR >40mil**

C23 22u16X8

C18 0.1u16X4


C22, C23, C263 close to FAN Connector

**MA-7A94..**

**SYSTEM FANI**

Date: Saturday, April 22, 2017

Sheet 41 of 85

[illegible]

**TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE**

**From SIO**  
[33] SIO\_SYS1\_FAN

**FIX MODE unstuff**  
[18] SYSFAN1\_MODE

**GPIO Control**

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
Default AUTO MODE	GPI (Floating)

Internall pull up 1.65V

**Avoid NCT3947S MODE PIN Leakage**

**Resever For FIX DC or PWM MODE USE By FM SPEC**

**TO SIO**  
SYS1\_FANTAC [33]

**CPUFAN\_PWR**  
>40mil

**C22,C23,C263 close to FAN Connector**

**MA-7A94..**

**SYSTEM FANI**

Date: Saturday, April 22, 2017

Sheet 41 of 85

**TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE**

**From SIO**  
[33] SIO\_SYS1\_FAN

**FIX MODE unstuff**  
[18] SYSFAN1\_MODE

**GPIO Control**

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
Default AUTO MODE	GPI(Floating)

Internall pull up 1.65V

**Avoid NCT3947S MODE PIN Leakage**

VCC3

R977 X\_10K/4

SYSFAN1\_FIX\_MODE

R979 X\_10K/4

C797 1u6.3X4

**Resever For FIX DC or PWM MODE USE By FM SPEC**

**12VIN\_FAN >40mil**

S\_FAN1\_PWM R27 100R/4

C19 X 0.1u16X4

C794 0.1u16X4

D30 1N4148W

R972 4.7K/4

R973 27K/4

C796 X\_0.1u16X4

R974 10K/4

**TO SIO**  
SYS1\_FANTAC [33]

**CPUFAN\_PWR >40mil**

C23 22u16X8

C18 0.1u16X4

C22, C23, C263 close to FAN Connector

**12VIN\_FAN**

L2 100L3A-30-RH

C34 0.1u16X4

**MA-7A94..**

**SYSTEM FANI**

Date: Saturday, April 22, 2017

Sheet 41 of 85




TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

From SIO  
[33] SIO\_SYS2\_FAN >>

[18] SYSFAN2\_MODE >>

FIX MODE unstuff



Resever For FIX DC or PWM MODE USE By PM SPEC

GPIO Control

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI (Floating)

Internall pull up 1.65V

PWM Mode : VOUT voltage follows VIN voltage  
DC Mode : VOUT voltage is regulated to 3.8\*DCIN voltage.

CPUFAN\_PWR  
>40mil

+12V >40mil

TO SIO  
SYS2\_FANTAC [33]


C22,C23,C263 close to FAN Connector



MICRO-STAR INT'L CO.,LTD		
MA-7A94..		
Size Custom	Document Description SYSTEM FAN2	Rev 1.0
Date: Saturday, April 22, 2017		
Sheet 42 of 85		




5	4	3	
TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE			



Vinafix.com





5	4	3	
TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE			








# ALC1220




teknisi indonesia





MICRO-STAR INT'L CO.,LTD		
MA-7A94..		
Size Custom	Document Description	Rev 1.0
Date: Saturday, April 22, 2017	AUDIO-ACL1220-1	Sheet 45 of 85





(De-pop circuit for Rear Line out & Front Headphone out)



**MA-7A94..**

1.0










Date: Saturday, April 22, 2017

Sheet 46 of 85






BOARD SIDE LED

Audio moat is transparent and width 40mil




Vinafix.com





# Intel I219V / I218V PHY





PIN23  
Gang input:1  
Individual input:0

PIN22  
0: GL850G-50 is bus-powered  
1: GL850G-50 is self-powered

Follow 7A49

2015.05.05  
680R change to 619R,  
for USB EYE test can pass


Vinafix.com



- 1.) USB3.1 to Connector Total Length < 1.5"
- 2.) VIA hole <2



	3.3V	1.2V(1.05V)	3.3VSUS	1.05VSUS(1.2VSUS)	2.5V	Total Power
ASM1142	245mA	634mA	1mA	1mA	NA	1573.8(mW)
ASM2142	300mA	800mA	100mA	50mA	300mA	TDP



Two circuit diagrams for the ASM1142 1.2 VSB Power module are shown. The left diagram is for the ASM1142 and the right diagram is for the ASM2142. Both diagrams show the internal circuitry of the module, including the voltage regulator (U8/U9), capacitors (CU69, CU70, CU51, CU52, CU53), and resistors (RU40, RU41, RU34, RU35). The input is 3VSB and the output is USB3\_1P2\_VSB\_2.

**ASM1142**      **ASM2142**      **unstuff**  
**ASM2142**      **stuff**

Component	Value	Value
ASM1142	RU33	18K
ASM2142	RU33	31.6K
		1.24V
		1.05V

VCC3

RU4 10K/4

RU7 10K/4

USB\_SPICSB\_2

USB\_SPISO\_2

RU8 X 4.7K/4

USB\_SPISCK\_2

U1

7 HOLD

3 WP

CS VCC

8

CU1 0.1uF6X4

VCC3

4

GND

SI

SO

SCK

MX25L1006EMI-10G

ASM1142 U03 M31-2551222-M24 (512K bit)

ASM2142 U03 M31-25L1022-M24 (1M bit)

**MICRO-STAR INT'L CO.,LTD**

**MA-7A94..**





Size Custom		Document Description	Rev
		<b>USB3.1-ASM2142AE-2</b>	1.0





Layout Guide:

- 1.) USB3.1 to Connector Total Length < 1.5"
- 2.) VIA hole <2



**MA-7A94..**

Size Custom	Document Description <b>USB3.1-ASM2142AE-1</b>	Rev 1.0
Date: Saturday, April 22, 2017		Sheet 51 of 85





F75504 layout placement must meet to spi/usb trace length spec with host.  
As for as possible place near to host.


F75504 PM request Remove 0407 mail




## 5VDUAL\_USB




Pin power I\_3VSB  
Register power I\_3VSB  
Register reset I\_3VSB



## USB POWER PORT 0 For USB Charging



## USB POWER PORT 1 For USB Charging



Vinafix.com




MICRO-STAR INT'L CO.,LTD

MA-7A94..

Size Custom	Document Description USB CHARGE_SLG55593A	Rev 1.0
Date: Saturday, April 22, 2017	Sheet 53 of 85	




## Current Mode




0	X	Default for 900mA
1	0	1.5A @5V
1	1	3A @5V

1.5A under S3 mode  
3A under S0 mode


## VBUS OC#



## TYPE-A




## USB Type-C MUX with Configuration Channel (CC)




MODE_SEL	
1	CCL MODE (default)
0	Mux MODE

ROLE_SEL	
1	DFP role (default)
0	UFP role

VCONN_EN	
1	enable
0	disable



## TYPE-C




MICRO-STAR INT'L CO.,LTD			
MA-7A94..			
Size	Document Description	Rev	
Custom	USB TYPEC-A-2	1.0	
Date: Saturday, April 22, 2017	Sheet	54	of 85



# USB 3.1-Type-C


## USB Type-C MUX with Configuration Channel (CC)




MODE_SEL	
1	CCL MODE (default)
0	Mux MODE

ROLE_SEL	
1	DFP role (default)
0	UFP role


VCONN_EN	
1	enable
0	disable






### VBUS OC#



### VCOM OC#



### Current Mode



















## PS2\_USB1



## USB2.0 PORT9, 10



Between TYPE A+C & USB2.0 Power Pin




MICRO-STAR INT'L CO.,LTD

MA-7A94..



Size	Document Description	Rev
Custom	REAR USB20 CONNECTOR	1.0
Date: Saturday, April 22, 2017	Sheet 57 of 85	



## FRONT USB PORT 6. HUB PORT 17




## FRONT USB PORT 1,2





Vinafix.com

## FRONT USB HUB PORT 15,16



## FRONT USB PORT 3,4



MICRO-STAR INT'L CO.,LTD


MA-7A94..

Size	Document Description	Rev
Custom	Rear/Front USB2.0	1.0
Date: Saturday, April 22, 2017		

Sheet 58 of 85




## UPI VOLTAGE CONSOLE




## VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.2	3	3.9	OPEN
BUS_SEL	0%	25%	42%	58%	75%	100%



***RSVD FOR OC***






**MICRO-STAR INT'L CO.,LTD**



**MA-7A94..**

Size Custom	Document Description <b>NCT3933U OV</b>	Rev 1.0
Date: Saturday, April 22, 2017		Sheet 59 of 85





## Near PWM IC




MICRO-STAR INT'L CO.,LTD

MA-7A94..

Size	Document Description	Rev
Custom	12VIN SENSE RT9553	1.0
Date:	Saturday, April 22, 2017	Sheet 60 of 85



## VRMPWRGD LEVEL SHIFT



Vcore: ICC Max 100A  
LL: 1.0 mohm  
OCP: 400A

VSA: ICC Max 15A  
OCP: 40A

teknisi indonesi

Loop

SVID

## Loop

7B05 Add PWM6,7,8

	VR53	VR54	VC20	VR58	VR57	VR59	VR60
Temp	6.49k	10k	100p	X	0R	X	0R
VAUXSEN	5.76k	1k	0.01u	0R	X	0R	X







**MICRO-STAR INT'L CO.,LTD**

MA-7A9

Size Custom	Document Description <b>CPU PWR-IR35201</b>	Rev 1.0
----------------	--	------------

x26: RH=18K, RL=13K









MICRO-STAR INT'L CO.,LTD



MA-7A94..

Size Custom	Document Description CPU PWR-IR3598	Rev 1.0
Date: Saturday, April 22, 2017	Sheet 62 of 85	




























VCCIO\_PWRGD LEVEL SHIFT



RSVD For KBL-X VCCIO Sequence








PROC_ID1	Sequence	CPU TYPE
1	VCCIO->VCCIN->VCCSA	SKX-X (VR13)
0	VCCIO->VCCSA->VCCIN	KBL-X (IMVP8)




CPU ID CFG

PROC_ID1	PROC_ID0	CPU TYPE
0	0	future CPU (IMVP9)
0	1	KBL-X (IMVP8)
1	0	future CPU
1	1	SKX-X (VR13)



MICRO-STAR INT'L CO.,LTD		
MA-7A94..		
Size	Document Description	Rev
Custom	VR13_VSA/VCCIO IR35204	1.0
Date:	Saturday, April 22, 2017	Sheet 65 of 85








## VCCST

1.0V; 60mA




[59] VCCST\_OV >> CP38 X COPPER  
from NCT3933

VCCIO ramped and stable before  
beginning of VCCOPC/VCCEOPIO ramp  
VCCST/PLL stable 1ms before PROC\_PWRGD

2017.03.27 Ryan mail remove vccst02

## VCCSFR

1.0V; 150mA




[59] VCCPLL\_OV >> CP37 X COPPER  
from NCT3933

For non-OC system, configures +VCCSFR\_OC as 1.2V

## VCCSFR\_OC


1.1V~1.5A; 500mA

EN:VIH1.2V  
EN pin Maximum:VIN+0.3V



[59] VCCSFR\_OC\_OV >> R1112 X COPPER  
from NCT3933

2015.06.01



[16,33,65,67,68,69,73,74] SLP\_S4# >>

[3,17,18,22,26,27,61,65,67,69,77,79] H\_PROC\_ID1 >>

[7,16,22,33,65,67,71,73,74] SLP\_S3# >>

卡第一次SLP\_S4 HIGH




MICRO-STAR INT'L CO.,LTD

MA-7A94..

Size	Document Description	Rev
Custom	CPU VCCST/VCCSFR/VCCSFR_OC	1.0
Date: Saturday, April 22, 2017	Sheet 67 of 85	



**DDR4 1.2V nominal,  
0.8V-2.5V Max, 44.14A / OCP 50A**





DDR4 1.2V nominal,  
0.8V-2.5V Max, 44.14A / OCP 50A

5VDDIMM\_23

CHOK1

1

CH-0.47u22A2.2mS-HF

2

1

2

1

2

1

5VDDIMM\_IN2

5VDDIMM\_IN2






C109 0.1uF16X4

EC20 1k9095



EC21 1k9095

C121 0.1uF16X4

DC













To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .



To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .



**MA-7A94..**

Size Custom	Document Description <b>VTTDDR</b>	Rev 1.0
Date: Saturday, April 22, 2017		Sheet 71 of 85




# PCH\_1VSB Power:1.0V,10A

OCP = 14A R597=5.6K  
 IOCP=10uA\*5.6K/0.004=14A +2.67=16.67  
 \*IOCP=10uA\*6.04/0.004 =15.1A+2.67A=17.77A.DC OCP16.47


Rocset = 1.5 \* I<sub>max</sub> \* R<sub>dson(LOW)</sub> / I<sub>ocset</sub>  
 = 1.5 \* 10 \* 4mohm / 10uA  
 = 6K

## Rdson (low)

D03~4C05N03-O05 : 3.4mohm  
 D03~632BA0C-N03 : 3.3mohm  
 D03~3056M00-U47 : 4.2mohm




[38] PCH\_1VSB\_EN# >>> R1301 0R/4 PCH\_1VSB\_EN







USB POWER




PS2 POWER



REAR USB PORT POWER




FRONT USB PORT POWER








## 5VDIMM FOR DDR

3VDSW

PCH  $0.2A + I219 \quad 0.15 = 0.35A$




**5VDUAL**



### 3VSB

*for OC & Gaming*



防G3-->S5底下5VSBDRV2瞬間有電變沒電,使得下一級電壓爬升有drop



**MICRO-STAR INT'L CO.,LTD**

MA-7A94..

	Size
--	------

Document Description
<b>ACPI-MPS</b>

Rev

Date: Saturday, April 22, 2017

Date: Saturday, April 22, 2017


Sheet	74	of	85
-------	----	----	----








JTURBO




XMP LED

XMP LED >> (default) :D0C-040T200-H91





VROC







## LED STRIPLINE



2016.08.02 Add +12V\_LED 0.1uF



```
2016.07.06 only reserve now
2016.08.02 stuff ESD
```




## EZ Debug

LED

白 : D0C-040T200-H91

AVL: D0C-040S200-E07



GPIO LED	GPP_H21	GPP_H22	GPP_H23	GPP_H20
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

關機斷電狀態下，4個LED先維持default全暗，開機通電後：

1. 首先進行CPU checkCPU LED 亮，check PASS後則CPU LED減掉。
2. 接著依序進行Memory /memory LED亮check PASS後則memory LED減掉。
3. VGA的check/VGA LED亮，check PASS後則VGA LED減掉。
4. BOOT DEVICE的check/BOOT LED亮，check PASS後則BOOT LED減掉。
5. 因此最後正常順利開機後，四個LED燈都是減掉的。  
(系統重啟或其他原因造成系統重開機，則LED仍按上述行為動作)



**MICRO-STAR INT'L CO.,LTD**


MA-7A94..

Size Custom	Document Description <b>LED STRIP/EZ Debug</b>	Rev 1.0
Date: Saturday, April 22, 2017		Sheet 77 of 85









# DIMM\_SLOT

DIMM\_LED >> (default) :DOC-040T200-H01  
DOC-040S200-E07\*8









## HEATSINK

CPU\_H1  
**CPU  
鐵座**  
CPU\_ILM1  
2017.04.10 PM Change

PCB1  
  
7A94\_10  
PD0-07A9410-G37  
PD0-07A9410-E48

VIRTUAL1  
**Label**  
VIRTUAL  
VIRTUAL

BAT1\_X1  
  
BAT-BCR2032P-RH

COVER1  
**CHOKE  
Cover**  
X1  
CK\_COVER  
X2

BIOS\_LA1  
**AMI BIOS  
LABEL**  
G51-M1SPXXA-A09

MOS\_SINK1  
**MOS\_HEATSINK**  
MOS\_SINK1


MKT\_LA1  
**MKT LABEL**  
G51-M1SPL38-Q13

LABLES  
**SLI  
LABEL**  
Y01-RNVIDIM-000


PCH\_SINK1  
**PCH\_HEATSINK**  
PCH\_SINK1

MKT\_LA2  
**MKT LABEL**  
G51-M1SPL39-Q13


## Mounting Holes




## Simulation



## Optical Fiducial Marks-120



## Test point



2017.02.20 Ryan mail